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Silicon and polymer nanopillar structures with sub-100 nm diameter and high aspect ratios were fabri-
cated using a modiﬁed nanosphere lithography process. A thin silicon ﬁlm was sputtered onto spin-
coated polyimide ﬁlms. A self-assembled layer of nanospheres was then formed on the silicon. Reactive
ion etching with SF6/C4F8 was used to transfer the nanosphere pattern to the silicon. Oxygen plasma etch-
ing then transferred the silicon pattern into the polymer to create nanopillars. The nanopillar diameter
could be ﬁnely tuned by oxygen plasma thinning of the nanospheres and the conditions for silicon mask
etching. In the last step the polyimide pillars served as etch masks to transfer the structures back into the
silicon substrate to give well-ordered pillars of 1.3 lm height and 75 nm diameter.
 2012 Elsevier B.V. All rights reserved.1. Introduction
As the successful employment of high aspect ratio nanostruc-
tures in a diverse range of applications such as for example the
ability to inﬂuence the propagation of light [1], catalyse chemical
reactions [2], control the attachment of cells [3] or modify the wet-
ting behaviour of bulk substrates [4] continues to grow, the ability
to produce these with increasingly smaller lateral dimensions is
highly desired. In particular one-dimensional structures such as
pillars require a high degree of etch control and anisotropy as they
are more prone to loss of features due to undercutting. The most
common fabrication route for high aspect ratio nanostructures is
the patterning of an etch mask by e-beam lithography on top of
a silicon substrate in combination with a selective plasma etch pro-
cess [5]. The durability of the etch mask in the plasma process is a
key factor for achieving high aspect ratios and the use of novel
materials such as alumina [6] have provided dramatic improve-
ment. However, the serial patterning used in electron beam lithog-
raphy is time consuming and requires expensive equipment.
Nanosphere lithography (NSL) [7,8] has established itself as a
low cost, bench-top technique that offers an alternative approach
to one-dimensional pillar-type structures. The self-assembled
sphere arrays can either be used as shadow masks for the deposi-
tion of an etch mask such as silver [9] resulting in small diameterll rights reserved.
search Laboratory, School of
52TT Birmingham, UK.
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E. Tarte).triangular pillars or the silicon substrate can be etched directly
through the nanosphere array [10]. The most common material
for nanospheres is polystyrene as it offers monodisperse particles
in a broad size range from around 20 nm to 10 lm and the sphere
diameter is readily modiﬁed by oxygen plasma thinning after
deposition. However, polystyrene spheres are quickly eroded by
the etch gas used in common plasma etches and typically only
low aspect ratios can be achieved. Other materials that have been
successfully used for nanopillar fabrication include silica spheres
[11] and colloidal gold particles [12]. Using NSL silicon nanopillars
have been produced for applications such as ﬁeld emission [13],
antireﬂective coatings [14] and for producing hydrophobic surfaces
[15]. Nonetheless it remains a challenge to achieve small, dense
structures with larger aspect ratios.
In order to increase aspect ratio more complex etch processes
have been utilised. One option is the use of the Bosch process, that
cycles between an isotropic SF6 etch and the deposition of a passiv-
ation polymer layer from C4F8 gas to provide anisotropy [16]. Using
the Bosch process sub-500 nm diameter silicon pillars with aspect
ratios up to 10 have been demonstrated [17]. A signiﬁcant problem
when applying this process to the nanoscale is the characteristic
scalloping on the sidewall as a result of the isotropic etch step. This
increases the sidewall roughness and severely limits the minimum
feature size. A method becoming increasingly popular for nano-
scale patterning is cryogenic etching [18]. Cooling the sample to
temperatures around 110 C and using a SF6/O2 gas combination
provides smooth sidewalls and high anisotropy. The cryogenic
temperatures favour the formation of a thin volatile SiOxFy passiv-
ation layer that protects the sidewalls during etching. However,
Fig. 1. (a) Principle of nanosphere deposition and (b) experimental setup.
44 A. Frommhold et al. /Microelectronic Engineering 99 (2012) 43–49this technique requires special equipment to provide the cryogenic
cooling, and mask material choice is limited as masks are prone to
cracking because of thermal stresses. Pillars etched by this process
using NSL have recently been shown to exhibit aspect ratios up to
18:1 with 200 nm diameter [19].
Finally, the use of an oxide or metal hardmask, which is signif-
icantly more durable than the polystyrene in etching, can increase
aspect ratio [20]. However inorganic hardmasks lead to signiﬁcant
problems themselves such as debris, sidewall roughening [21] and
grass formation [22], interaction with polymer layer, scumming
and pattern distortion due to stress [23], and diffusion of hardmask
into the substrate [21]. Furthermore as resolution increases,
removing inorganic hardmasks after processing (typically done
with a wet etch which can lead to substrate damage [24] or feature
collapse in high aspect ratio nanostructures) is becoming increas-
ingly challenging.
As the progression towards smaller lithographic nodes contin-
ues it has become necessary to adopt thinner resist ﬁlms to miti-
gate problems such as pattern collapse. To address the issue of
reduced etch resistance of thin photoresist ﬁlms the semiconduc-
tor industry has begun to develop multilayer processes where
the pattern is ﬁrst transferred into an intermediate organic hard-
mask with higher etch selectivity before ﬁnal silicon pattern trans-
fer [25–27]. In this paper we demonstrate how the introduction of
such a multilayer process can also beneﬁt nanosphere lithography
by increasing achievable aspect ratios of silicon nanopillars with-
out the need for complex etch processes requiring specialised
and expensive equipment, but instead needing only a standard
SF6/C4F8 inductively coupled plasma (ICP) mixed mode etch pro-
cess at room temperature [28]. As intermediate layer material we
used polyimide, which ﬁnds widespread use as encapsulation
material for IC production. It is readily patterned in oxygen plasma
and has a lower etch rate than silicon in SF6 gas. Its ﬂexibility can
also be used for the fabrication of soft polymer pillars by the same
process as we will show. The multilayer process slightly increases
the complexity of sample preparation but allows basic ICP etching
to achieve high aspect ratio structures at smaller feature sizes that
previously reported without the need for complex etching
equipment.Fig. 2. (a) Uniform coverage of large area with spheres (scale bar 100 lm; inset
10,000 magniﬁcation) and (b) optical image of sphere coated sample.2. Experimental
The silicon substrates were pre-cleaned in isopropyl alcohol
(IPA) in an ultrasonic bath to remove particles and organic residue
followed by rinsing in de-ionised (DI) water. For polyimide nano-
pillars the substrate was coated with a 5 lm layer of PI2611 poly-
imide by spin coating at 6000 rpm. For high aspect ratio silicon
pillar fabrication the polyimide was thinned by mixing equal pro-
portions of PI2611 with N-methyl-2-pyrrolidone (NMP) to de-
crease the coating thickness and spun at 4500 rpm for a 350 nm
thick layer. A 200 nm thin ﬁlm of silicon was then sputtered onto
the polyimide layer at 300 W at an argon pressure of 2 Pa for
10 min using an Edwards Auto 306 sputter coater. As nanosphere
lithography requires a hydrophilic surface it is common to apply
an additional surface treatment like immersion in a mixture of
H2SO4:H2O2 [29] before sphere deposition. However this is incom-
patible with the polyimide layer. Choosing a comparatively high
sputter pressure for the deposition process we observe the silicon
to be intrinsically hydrophilic so that no surface modiﬁcation was
necessary. We speculate that this behaviour is due to a porous ﬁlm
structure [30], commonly found for high sputter deposition
pressures.
For nanosphere deposition we have developed our own tech-
nique illustrated in Fig. 1. The silicon to be coated was attached
to a holder with carbon tape and completely immersed in a125 mm wide crystallising dish ﬁlled with DI water. Fifty microli-
tres of a 1:1 mixture of Thermo Scientiﬁc 200 nm 10 wt.%
Fig. 3. Process schematic for pillar fabrication.
Fig. 4. Silicon pillars by etching through sphere template for 2 min etch time and (a) no prior oxygen pretreatment, (b) 15 s, (c) 30 s and (d) 60 s oxygen plasma.
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H2SO4:H2O2 cleaned silicon chip. The solution was allowed to
spread for a few seconds before the nanosphere carrying silicon
was slowly immersed into the water in the crystallising dish. Dur-
ing immersion the nanospheres lifted from the carrier and spread
across the water–air interface due to the trapping effect of ethanol.
Using a syringe needle with attached silicone tubing taped to the
side of the dish the water was then slowly extracted. As the waterlevel sank below the silicon work piece the spheres were trans-
ferred to the sample surface with minimum perturbation, resulting
in high quality sphere coating of the entire sample surface. Fig. 2
shows a SEM image of a large area with densely packed spheres
without any voids or large-scale defects and a optical image of
an entire silicon chip covered with the sphere layer visible as
blue-green ﬁlm typical for this sphere size. It is seen that apart
from a crack running alongside the left edge the layer is homoge-
Fig. 5. Silicon pillar etch mask on top of a layer of polyimide.
46 A. Frommhold et al. /Microelectronic Engineering 99 (2012) 43–49nous. Several samples can be coated simultaneously within one
deposition by placing them together in the same dish, as the
spheres covered the entire surface of the water.
After evaporation of excess water trapped between sample sur-
face and sphere array, the sample was transferred into an Oxford
Instruments Plasmalab NGP80+ ICP/RF etcher. The sphere diameter
was reduced by oxygen plasma etching at 100 W RF power and
30 sccm O2 ﬂow at 20 C and a pressure of 15 mTorr for various
durations. Subsequently the spheres served as etch masks for etch-
ing the silicon thin ﬁlm coating using a mixture of SF6 and C4F8 at
0 C with 20 W RF power and 220 W ICP power for 2 min with an
SF6 ﬂow rate of 20 sccm and 30 sccm C4F8, at a pressure of
15 mTorr.
The polyimide pillars were produced by etching the polyimide
ﬁlm through the patterned silicon layer in oxygen plasma with
100W RF power and 100W ICP power at 0 C, an oxygen ﬂow of
30 sccm and at a pressure of 5 mTorr. The thick polyimide for poly-
imide pillars was etched for up to 3 min while the thin layer was
subjected to a shorter etch period of 45 s. For the production of
high aspect ratio silicon pillars it has to be ensured that the
polyimide is etched down until the silicon is exposed at theFig. 6. SEM images of (a) polyimide pillar in high magniﬁcation, (b) bending of pillars
processing.bottom. Finally a further silicon etch with a mixed SF6 and C4F8
gas was employed for 5 min to produce high aspect ratio silicon
pillars using the same silicon etch conditions as before. The process
steps are illustrated in Fig. 3.
Fabricated structures were examined in a Philips XL30 SFEG
scanning electron microscope (SEM) using a 45 sample holder in
ultra high resolution mode. Contact angle measurements were per-
formed with a Krüss Easy Drop.3. Results and discussion
3.1. Direct patterning of the substrate from the nanosphere mask
Bare silicon substrates with nanosphere assemblies on top were
used to demonstrate the effect of altering the sphere diameter
through oxygen plasma etching of the nanospheres prior to SF6/
C4F8 etching of the silicon on the shape of the ﬁnal silicon struc-
tures and the limited aspect ratio that can be achieved when using
the spheres directly as etch masks. We deﬁne aspect ratio as the
ratio of the height of the pillar to its diameter. Through oxygen
plasma treatment the outer layers of the latex polymer spheres
are removed, effectively reducing the sphere diameter while the
silicon is unaffected by the short oxygen plasma etch times in-
volved. The reduction of the sphere diameter exposes more silicon
so that after pattern transfer from the spheres to the substrate
using the SF6/C4F8 etch the resulting silicon pillar diameter also de-
creases allowing for a straight forward engineering of the ﬁnal pil-
lar diameter. During the silicon etching the spheres are slowly
eroded by the etchants but at a lower rate than silicon allowing
for aspect ratios greater than one. However, when reducing the
sphere diameter one also decreases the amount of polymer mate-
rial covering the silicon reducing the achievable structure height.
Fig. 4 shows the results of varying the oxygen plasma etch dura-
tionon the siliconpillar dimensions,whilstmaintaining the SF6/C4F8
etching conditions. It can clearly be seen how the diameter of, and
spacing between, the pillars is affected by the oxygen plasma condi-
tions. The shape of the features changes fromdense packed cylindri-
cal appearance to conical structures towell separated sharp needles.under electron beam illumination, (c) forest of pillars and (d) bundling after wet
Fig. 7. SEM images of (a) polyimide etch mask and (b) detached silicon cones after release due to prolonged etching.
Fig. 8. SEM images of (a) an array of silicon pillars, (b) pillar tops, (c) side view of the pillar structures, (d) deformed pillars after wetting, (e) more uniform shape for lower
etch depths and (f) onset of nonuniformity.
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ing the silicon is slowly etched away during the SF6/C4F8 etch, lead-
ing to rapid pillar thinning, and placing a limit on the achievable
aspect ratio. In some of the examples the remaining spheres are still
visible on top of the structures (Fig. 4a and b).
3.2. Patterning of sputtered silicon thin ﬁlm
In order to improve the achievable aspect ratio a polyimide/sil-
icon thin ﬁlm multilayer was prepared on the silicon substrate as
described in the experimental section. A nanosphere mask was
then formed on top of the multilayer stack, and used to pattern
the sputtered silicon in a manner analogous to Section 3.1. The pat-
terned sputtered silicon itself then serves as etch mask for the
polyimide.
When preparing the sputtered silicon etch mask it must be
ensured that the thin silicon ﬁlm is completely removed in theunmasked areas. If the polyimide underneath is not fully ex-
posed prior to oxygen plasma treatment it will not be etched
due to the high durability of even a thin residual silicon ﬁlm
to oxygen etching. Fig. 5 shows a well resolved silicon etching
mask created on the polyimide layer. The surface roughening
of the bottom layer is indicative that the silicon mask has been
opened and the SF6 is slowly eroding the exposed polyimide. For
device fabrication the area to be covered with pillars can be
simply controlled by removing areas of the top silicon layer by
photolithography and wet etching in tetra methyl ammonium
hydroxide (TMAH) prior to sphere deposition allowing coarse
features to be deﬁned by photolithography and high resolution
pillars by nanospheres. Whilst nanospheres will decorate the
whole surface – including the polyimide exposed by photoli-
thography – pillars will only be formed in areas where the sili-
con remains due to the similarity in etch selectivity of spheres
and polyimide to oxygen plasma.
Fig. 9. Contact angle measurement on (a) bare silicon and (b) silicon pillars; (c) pillar surface after repeated wetting, (d) magniﬁcation of bundled pillars.
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In the next step the sputtered silicon mask pattern was trans-
ferred into the polyimide layer by an inductively coupled plasma
(ICP) oxygen etch. As the silicon is barely eroded by the oxygen
plasma it provides an excellent etch mask for prolonged etch times
to fabricate tall structures. The ICP’s effect is to maintain a plasma
of reactive species in low pressure conditions to ensure near-verti-
cal sidewalls. For the same reason the sample is cooled to 0 to pre-
vent the polyimide from heating and wilting.
After etching the thick polyimide layer for 2 min, pillars with an
average height of 600 nm were fabricated. After 3 min etch dura-
tion their height was 1.46 lm. The structures appear conical indi-
cating a slow undercutting of the mask. As seen in Fig. 6 the pillars
are ﬂexible enough to bend, which in this case is caused by charg-
ing of the dielectric polyimide with the electron beam of the SEM.
After fabrication of the pillars the silicon mask on top has to be re-
moved. Wet-etching the silicon with TMAH quickly removes the
silicon but causes the pillars to bundle together because of surface
tension effects and capillary interaction during drying [31,32]. This
could be prevented by using supercritical drying after the etch.
Alternatively a short silicon dry etch could be used to remove the
silicon caps but had to be timed precisely because the etch also at-
tacks the polyimide material. An etch time of 2 min was found to
be enough to perform the removal. The bundled pillars have been
coated with gold by thermal evaporation for successful surface
area increase of planar surfaces for neural applications. Straight
pillars are more difﬁcult to coat as the small separation between
the pillars does not allow sufﬁcient ﬂux from physical vapour
deposition to reliably cover the pillar sidewalls. Future work will
explore the deposition of metal by chemical vapour deposition to
coat the individual pillars completely. This opens up further possi-
ble applications like nano-catalysis, mechanically ﬂexible metal
nanopillars and nanostructured electrodes for batteries. With the
advent of organic electronics the pillar process could also be ap-
plied to conductive polymers to shape them into nanoscale pat-
terns for next generation devices. Polymer pillars are more
commonly produced by replication of a master through moulding
[33]. Our process does not require the fabrication of a master or
the use of imprint equipment and the dimensions of the pillars
are readily adjusted by the etch parameters.When using the thin polyimide layer for the second masking
step careful timing has to be applied when etching the polyimide.
Because the silicon substrate provides an effective etch stop to the
oxygen plasma the reactive species are not consumed at the bot-
tom of the pillars leading to excessive lateral etching. This effec-
tively removes the whole polyimide layer after prolonged etch
times and accidentally releases the silicon mask on top of the poly-
imide. This behaviour could potentially be exploited for the pro-
duction of nanoscopic objects like rods, cones or discs by
patterning the silicon mask into the desired shape and then releas-
ing them by etching away the polyimide layer instead of using
solution growth based methods [34]. The polyimide etch mask
after patterning is shown in Fig. 7 resembling a nanoscale forest
of ‘‘mushroom’’-like features caused by minor undercutting.
3.4. Etching of silicon substrate using polyimide mask
Like the polymer sphere material polyimide has a lower etch
rate than silicon in the SF6/C4F8 plasma, but unlike in NSL the poly-
imide etch mask thickness is independent of the feature diameter
allowing much higher aspect ratios. By using a three mask process
the spheres deﬁne the diameter of the pillars whilst the polyimide
layer thickness is adjusted to the value necessary to produce the
required height of the pillars, thus decoupling lateral and vertical
patterning requirements for pillar etching.
The etch process used to transfer the polyimide mask to the
substrate is sometimes also referred to as ‘‘pseudo’’-Bosch process.
Passivation gas and etch gas are fed into the chamber at the same
time instead of cycling between the two steps producing smoother
sidewalls in comparison to the increased sidewall roughness due to
the characteristic scalloping in the Bosch process. Silicon pillars
with a height of 1.3 lm and an average diameter of 75 nm have
been produced equating to an aspect ratio of 17 (Fig. 8). The
remaining polyimide mask allowed for further etching but the
pillars were ultimately undercut and removed from the substrate.
The etch rate of silicon was determined as 5.5 nm/s while the
polyimide etched at a rate of 1.8 nm/s resulting in a selectivity
of roughly 3:1. Fabrication was completed by removing residual
polyimide with a short oxygen plasma step.
While for shorter structures the process produces near vertical
sidewalls, for taller structures the uniformity of the pillar shape
A. Frommhold et al. /Microelectronic Engineering 99 (2012) 43–49 49becomes an issue. It appears that after a certain etch depth is
reached the passivation gas is not able to penetrate further into
the forming pillar array, so that the bottom part of the pillars is
not coated with the protective polymer layer. For further etching
it may be possible to employ a time multiplexed mixed mode pas-
sivating etch to allow more time for the passivating gas to reach to
the bottom. Simultaneously the chamber pressure could be ad-
justed after speciﬁc etch depths have been reached to force the
passivation gas more into the space between the columns.
3.5. Characterisation of nanopillars
At themomentwe are investigating the application of the silicon
pillars for surface guidingof liquids. Contact anglemeasurements on
silicon pillar coated substrates were made one week after etching.
Samples were stored under ambient conditions in an Entegris chip
tray prior to testing. DI water was used to probe the contact angle.
They showed a contact angle of almost 0 making these surfaces
superhydrophilic. They sustained the contact angle properties for
three repeated cycles of drying andwettingwith only slight increase
to around 4while IPA cleaned bare silicon samples had an average
contact angle of 23 due to native oxide and hydroﬂuoric acid
cleaned samples demonstrated the typical hydrophobic behaviour
of pure silicon with contact angles around 80. Fig. 9a and b shows
the contact angle of water on bare silicon and pillar modiﬁed sur-
faces respectively. As mention above, wet processing of the silicon
pillars causes them to bundle together at their tops as seen in
Fig. 9c andd.An interestingobservationwasmadewhen thepolyim-
idemask had not been removed prior towet processing – removal of
the top polyimide where the pillars touched did not lead to relaxa-
tion of the bent pillars but instead they stayed deformed (Fig. 8d).
From this result it is concluded that the silicon pillars have been de-
formed plastically unlike the polyimide pillars bending under e-
beam illumination that returned to their equilibrium shape.
In addition we are exploring the use of the polyimide pillars for
the control of cell growth on substrates as polyimide is biocompat-
ible and the ﬂexibility of the pillars should allow for mechanical
interaction with the cells, which has been shown to play an impor-
tant role in cell behaviour on surfaces [35]. Finally the etched sam-
ples had distinct colours (red and yellow depending on fabrication
conditions) indicating photonic effects worthy of further study.
4. Conclusions
We have introduced a multilayer process into nanosphere
lithography for the etching of high aspect ratio silicon pillars utilis-
ing a mask stack without the use of complex aspect ratio enhanc-
ing etch technology. As a by-product direct patterned high aspect-
ratio polyimide pillars have also been realised using the same ap-
proach. The features are easily scalable through variation of etch
time and layer thickness. The lateral and vertical dimensions are
controlled independently in contrast to standard nanosphere
lithography where sphere dimensions put constraints on possible
aspect ratio as the spheres erode. Aspect ratios greater then 15
have been achieved using only a standard SF6 process that does
not require complex process chemistry or specialised equipment.
Optimisation of the etch process conditions is expected to improve
the pillar uniformity and further increase the aspect ratio. Combin-
ing the approach with cryo or Bosch processes should potentially
lead to aspect ratios never reached before. Unlike in metal-assisted
etch processes there is no metal contamination on the pillars
allowing integration with CMOS technology. The fabricated struc-
tures show interesting properties which we intend to study
further. Whilst our pillars showed superhydrophilic properties,
other reports on high aspect ratio silicon pillars observed superhy-drophobic behaviour. At this time it is not clear whether this is due
to differences in the processing method, variations in the pillar
diameter – which was signiﬁcantly smaller in our samples that
in other reported work, or due to the bundling behaviour. The
structures could ﬁnd potential application in areas such as surface
guiding of liquids, control of light propagation along the surface or
guiding of cell growth.
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